## LH1562

## DESCRIPTION

The LH1562 is a 240 -output segment/common driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. The LH1562 is good both as a segment driver and a common driver, and it can create a low power consuming, highresolution LCD.

## FEATURES

- Number of LCD drive outputs : 240
- Supply voltage for LCD drive : +15.0 to +42.0 V
- Supply voltage for the logic system : +2.5 to +5.5 V
- Low power consumption
- Low output impedance
- Package : 269-pin TCP (Tape Carrier Package)
(Segment mode)
- Shift clock frequency
- 20 MHz (MAX.) : Vdd $=+5.0 \pm 0.5 \mathrm{~V}$
-15 MHz (MAX.) : VDD $=+3.0$ to +4.5 V
-12 MHz (MAX.) : VDD $=+2.5$ to +3.0 V
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 240 bits of input data
- Line latch circuits are reset when DISPOFF active
(Common mode)
- Shift clock frequency : 4 MHz (MAX.)
- Built-in 240-bit bi-directional shift register (divisible into 120 bits x 2)


## 240-output LCD Segment/Common Driver IC

- Available in a single mode (240-bit shift register) or in a dual mode (120-bit shift register $x$ 2)
(1) $Y_{1} \rightarrow Y_{240}$ Single mode
(2) $Y_{240} \rightarrow Y_{1}$ Single mode
(3) $Y_{1} \rightarrow Y_{120}, Y_{121} \rightarrow Y_{240}$ Dual mode
(4) $\mathrm{Y}_{240} \rightarrow \mathrm{Y}_{121}, \mathrm{Y}_{120} \rightarrow \mathrm{Y}_{1}$ Dual mode

The above 4 shift directions are pin-selectable

- Shift register circuits are reset when DISPOFF active


## PIN CONNECTIONS

## 269-PIN TCP <br> TOP VIEW



## NOTE :

Doesn't prescribe TCP outline.

## PIN DESCRIPTION

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 to 240 | $\mathrm{Y}_{1}-\mathrm{Y}_{240}$ | 0 | LCD drive output |
| 241, 269 | VoL, Vor | - | Power supply for LCD drive |
| 242, 268 | $\mathrm{V}_{12 \mathrm{~L}, \mathrm{~V} \text {, } 12 \mathrm{R}}$ | - | Power supply for LCD drive |
| 243, 267 | $\mathrm{V}_{43 L}$, V43R | - | Power supply for LCD drive |
| 244, 266 | V5L, V5R | - | Power supply for LCD drive |
| 245 | VDD | - | Power supply for logic system (+2.5 to +5.5 V) |
| 246 | S/C | I | Segment mode/common mode selection |
| 247, 259 | EIO2, EIO1 | I/O | Input/output for chip selection at segment mode/ Shift data input/output for shift register at common mode |
| 248 to 254 | DIo-DI6 | 1 | Display data input at segment mode |
| 255 | DI7 | 1 | Display data input at segment mode/Dual mode data input at common mode |
| 256 | XCK | I | Clock input for taking display data at segment mode |
| 257 | $\overline{\text { DISPOFF }}$ | I | Control input for output of non-select level |
| 258 | LP | 1 | Latch pulse input for display data at segment mode/ Shift clock input for shift register at common mode |
| 260 | FR | 1 | AC-converting signal input for LCD drive waveform |
| 261 | L/R | 1 | Input for selecting the reading direction of display data at segment mode/ Input for selecting the shift direction of shift register at common mode |
| 262 | MD | 1 | Mode selection input |
| 263, 264 | TEST1, TEST ${ }_{2}$ | 1 | Test mode selection input |
| 265 | Vss | - | Ground (0 V) |

## BLOCK DIAGRAM



## FUNCTIONAL OPERATIONS OF EACH BLOCK

| BLOCK | FUNCTION |
| :---: | :---: |
| Active Control | In case of segment mode, controls the selection or non-selection of the chip. Following an LP signal input, and after the chip selection signal is input, a selection signal is generated internally until 240 bits of data have been read in. Once data input has been completed, a selection signal for cascade connection is output, and the chip is non-selected. <br> In case of common mode, controls the input/output data of bi-directional pins. |
| SP Conversion <br> \& Data Control | In case of segment mode, keeps input data which are 2 clocks of XCK at 4-bit parallel input mode in latch circuit, or keeps input data which are 1 clock of XCK at 8 -bit parallel input mode in latch circuit; after that they are put on the internal data bus 8 bits at a time |
| Data Latch Control | In case of segment mode, selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic. For every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit. |
| Data Latch | In case of segment mode, latches the data on the data bus. The latch state of each LCD drive output pin is controlled by the control logic and the data latch control; 240 bits of data are read in 30 sets of 8 bits. |
| Line Latch/ Shift Register | In case of segment mode, all 240 bits which have been read into the data latch are simultaneously latched at the falling edge of the LP signal, and are output to the level shifter block. In case of common mode, shifts data from the data input pin at the falling edge of the LP signal. |
| Level Shifter | The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to the driver block. |
| 4-Level Driver | Drives the LCD drive output pins from the line latch/shift register data, and selects one of 4 levels ( $\mathrm{V}_{0}, \mathrm{~V}_{12}, \mathrm{~V}_{43}$, or $\mathrm{V}_{5}$ ) based on the $\mathrm{S} / \mathrm{C}$, FR and DISPOFF signals. |
| Control Logic | Controls the operation of each block. In case of segment mode, when an LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission is controlled, 240 bits of data are read in, and the chip is non-selected. In case of common mode, controls the direction of data shift. |
| Test Circuit | The circuit for testing. During normal operation, it isn't activated. |

## INPUT／OUTPUT CIRCUITS



Fig． 1 Input Circuit（1）


【Applicable pins】 DI7，XCK

Fig． 2 Input Circuit（2）


【Applicable pins】 TEST1，TEST2

Fig． 3 Input Circuit（3）


Fig. 4 Input/Output Circuit


Fig. 5 LCD Drive Output Circuit

## FUNCTIONAL DESCRIPTION

## Pin Functions

(Segment mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| VDD | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| Vss | Ground pin, connected to 0 V . |
| Vol, Vor <br> V12L, V12R <br> V43L, V43R <br> V5L, V5R | Bias power supply pins for LCD drive voltage <br> - Normally use the bias voltages set by a resistor divider. <br> - Ensure that voltages are set such that $\mathrm{V}_{5 s} \leq \mathrm{V}_{5}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}$. <br> - Vil and $\operatorname{Vir}(i=0,12,43,5)$ must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin. |
| DI7-DIo | Input pins for display data <br> - In 4-bit parallel input mode, input data into the 4 pins, Dl3-Dlo. Connect DI7-DI4 to Vss or Vdd. <br> - In 8-bit parallel input mode, input data into the 8 pins, Dl7-Dlo. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| XCK | Clock input pin for taking display data <br> - Data is read at the falling edge of the clock pulse. |
| LP | Latch pulse input pin for display data <br> - Data is latched at the falling edge of the clock pulse. |
| L/R | Input pin for selecting the reading direction of display data <br> - When set to Vss level "L", data is read sequentially from $\mathrm{Y}_{240}$ to $\mathrm{Y}_{1}$. <br> - When set to Vdd level " H ", data is read sequentially from $\mathrm{Y}_{1}$ to $\mathrm{Y}_{240}$. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| $\overline{\text { DISPOFF }}$ | Control input pin for output of non-select level <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to Vss level "L", the LCD drive output pins ( $\mathrm{Y}_{1}-\mathrm{Y}_{240}$ ) are set to level $\mathrm{V}_{5}$. <br> - When set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of DISPOFF. When the DISPOFF function is canceled, the driver outputs non-select level ( $\mathrm{V}_{12}$ or $\mathrm{V}_{43}$ ), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if DISPOFF removal time does not correspond to what is shown in AC characteristics, it can not output the reading data correctly. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |


| SYMBOL | FUNCTION |
| :---: | :--- |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and <br> controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. <br> - The LCD drive output pins' output voltage levels can be set using the line latch output <br> signal and the FR signal. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |
| Mode selection pin |  |
| MD |  |
| - When set to Vss level "L", 8-bit parallel input mode is set. |  |
| - When set to VDD level "H", 4-bit parallel input mode is set. |  |
| - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT |  |
| PINS" in Functional Operations. |  |

(Common mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| VdD | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| Vss | Ground pin, connected to 0 V . |
| VoL, Vor <br> V12L, V12R <br> V43L, V43R <br> V5L, V5R | Bias power supply pins for LCD drive voltage <br> - Normally use the bias voltages set by a resistor divider. <br> - Ensure that voltages are set such that $\mathrm{V}_{5 s} \leq \mathrm{V}_{5}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}$. <br> - Vil and $\operatorname{Vir}(i=0,12,43,5)$ must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin. |
| ElO1 | Shift data input/output pin for bi-directional shift register <br> - Output pin when L/R is at Vss level "L", input pin when L/R is at VdD level "H". <br> - When $L / R=H, E_{1 O 1}$ is used as input pin, it will be pulled down. <br> - When $L / R=L$, EIO 1 is used as output pin, it won't be pulled down. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| EIO2 | Shift data input/output pin for bi-directional shift register <br> - Input pin when L/R is at Vss level "L", output pin when L/R is at VDD level "H". <br> - When $L / R=L$, ElO2 is used as input pin, it will be pulled down. <br> - When L/R = H, EIO2 is used as output pin, it won't be pulled down. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| LP | Shift clock pulse input pin for bi-directional shift register <br> - Data is shifted at the falling edge of the clock pulse. |
| L/R | Input pin for selecting the shift direction of bi-directional shift register <br> - Data is shifted from $Y_{240}$ to $Y_{1}$ when set to Vss level "L", and data is shifted from $Y_{1}$ to Y240 when set to Vdd level "H". <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| $\overline{\text { DISPOFF }}$ | Control input pin for output of non-select level <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to Vss level "L", the LCD drive output pins $\left(Y_{1}-Y_{240}\right)$ are set to level $V_{5}$. <br> - When set to "L", the contents of the shift register are reset to not reading data. When the DISPOFF function is canceled, the driver outputs non-select level ( $\mathrm{V}_{12}$ or $\mathrm{V}_{43}$ ), and the shift data is read at the next falling edge of the LP. At that time, if DISPOFF removal time does not correspond to what is shown in AC characteristics, the shift data is not read correctly. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |


| SYMBOL | FUNCTION |
| :---: | :---: |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. <br> - The LCD drive output pins' output voltage levels can be set using the shift register output signal and the FR signal. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |
| MD | Mode selection pin <br> - When set to Vss level "L", single mode operation is selected; when set to Vdd level "H", dual mode operation is selected. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| DI7 | Dual mode data input pin <br> - According to the data shift direction of the data shift register, data can be input starting from the 121st bit. <br> When the chip is used in dual mode, Dl7 will be pulled down. <br> When the chip is used in single mode, Dl7 won't be pulled down. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| S/C | Segment mode/common mode selection pin <br> - When set to Vss level "L", common mode is set. |
| DI6-Dlo | Not used <br> - Connect Dl6-Dlo to Vss or Vdd, avoiding floating. |
| XCK | Not used <br> - XCK is pulled down in common mode, so connect to Vss or open. |
| $\begin{aligned} & \text { TEST } 1 \\ & \text { TEST2 } \end{aligned}$ | Test mode selection pins <br> - During normal operation, fix to Vss level "L". |
| $\mathrm{Y}_{1}-\mathrm{Y}_{240}$ | LCD drive output pins <br> - Corresponding directly to each bit of the shift register, one level ( $\mathrm{V}_{0}, \mathrm{~V}_{12}, \mathrm{~V}_{43}$, or $\mathrm{V}_{5}$ ) is selected and output. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |

## Functional Operations

TRUTH TABLE
(Segment Mode)

| FR | LATCH DATA | $\overline{\text { DISPOFF }}$ | LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y $\mathbf{2 4 0}^{\prime}$ ) |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{43}$ |
| L | H | H | $\mathrm{V}_{5}$ |
| H | L | H | $\mathrm{V}_{12}$ |
| H | H | H | $\mathrm{V}_{0}$ |
| X | X | L | $\mathrm{V}_{5}$ |

(Common Mode)

| FR | LATCH DATA | $\overline{\text { DISPOFF }}$ | LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y ${ }_{240}$ ) |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{43}$ |
| L | H | H | $\mathrm{V}_{0}$ |
| H | L | H | $\mathrm{V}_{12}$ |
| H | H | H | $\mathrm{V}_{5}$ |
| X | X | L | $\mathrm{V}_{5}$ |

## NOTES :

- Vss $\leq \mathrm{V}_{5}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}$, L: Vss (0 V), H:Vdd (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.
Supply regular voltage which is assigned by specification for each power pin.

## RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

(Segment Mode)
(a) 4-bit Parallel Input Mode

| MD | LR | EIO1 | EIO2 | DATA INPUT | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 60 CLOCK | 59 CLOCK | 58 CLOCK | $\cdots$ | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| H | L | Output | Input | DIo | Y1 | Y5 | Y9 | ... | Y229 | Y233 | Y237 |
|  |  |  |  | DI1 | Y2 | Y6 | Y 10 | ... | Y230 | Y234 | Y238 |
|  |  |  |  | DI2 | Y3 | Y7 | Y11 | ... | Y231 | Y235 | Y239 |
|  |  |  |  | Dl3 | Y4 | Y8 | $\mathrm{Y}_{12}$ | ... | Y232 | Y236 | Y240 |
| H | H | Input | Output | DIo | Y240 | Y236 | Y232 | ... | Y12 | Y8 | Y4 |
|  |  |  |  | DI1 | Y239 | Y235 | Y231 | ... | Y11 | Y7 | Y3 |
|  |  |  |  | DI2 | Y238 | Y234 | Y230 | ... | Y10 | Y6 | Y2 |
|  |  |  |  | DI3 | Y237 | Y233 | Y229 | ... | Y9 | Y5 | Y1 |

(b) 8-bit Parallel Input Mode

| MD | L/R | EIO1 | EIO2 | DATA | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | INPUT | 30 CLOCK | 29 CLOCK | 28 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | L | Output | Input | DIo | $\mathrm{Y}_{1}$ | Y9 | Y17 | ... | Y217 | Y225 | Y233 |
|  |  |  |  | DI1 | Y2 | Y 10 | Y 18 | $\ldots$ | Y218 | Y 226 | Y234 |
|  |  |  |  | DI2 | Y3 | Y11 | Y19 | $\cdots$ | Y219 | Y227 | Y235 |
|  |  |  |  | DI3 | Y4 | $\mathrm{Y}_{12}$ | Y20 | ... | Y220 | Y228 | Y236 |
|  |  |  |  | DI4 | Y5 | Y 13 | Y21 | $\cdots$ | Y221 | Y229 | Y237 |
|  |  |  |  | DI5 | Y6 | Y14 | Y22 | $\cdots$ | Y 222 | Y230 | Y238 |
|  |  |  |  | DI6 | Y7 | Y15 | Y23 | $\cdots$ | Y223 | Y231 | Y239 |
|  |  |  |  | DI7 | Y8 | Y16 | Y 24 | ... | Y224 | Y232 | Y240 |
| L | H | Input | Output | DIo | Y240 | Y232 | Y224 | ... | Y24 | Y16 | Y8 |
|  |  |  |  | DI1 | Y239 | Y231 | Y 223 | $\ldots$ | Y 23 | Y15 | Y7 |
|  |  |  |  | DI2 | Y238 | Y230 | Y222 | $\cdots$ | Y22 | Y14 | Y6 |
|  |  |  |  | DI3 | Y237 | Y229 | Y221 | $\cdots$ | Y21 | $\mathrm{Y}_{13}$ | Y5 |
|  |  |  |  | DI4 | Y236 | Y228 | Y220 | $\cdots$ | Y20 | $\mathrm{Y}_{12}$ | Y4 |
|  |  |  |  | DI5 | Y235 | Y227 | Y219 | $\ldots$ | Y19 | Y 11 | Y3 |
|  |  |  |  | DI6 | Y234 | Y226 | Y218 | $\cdots$ | Y18 | Y10 | Y2 |
|  |  |  |  | DI7 | Y233 | Y225 | Y217 | $\cdots$ | Y 17 | Y9 | $\mathrm{Y}_{1}$ |

(Common Mode )

| MD | L/R | DATA TRANSFER DIRECTION | EIO1 | EIO2 | DI7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L |  |  |  |  |  |
| (Single) |  |  |  |  |  |

## NOTES :

- L : Vss ( 0 V ), H: Vdd (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.


## CONNECTION EXAMPLES OF PLURAL SEGMENT DRIVERS

(a) When L/R = "L"

(b) When $\mathrm{L} / \mathrm{R}=$ " $\mathrm{H} "$


TIMING CHART OF 4-DEVICE CASCADE CONNECTION OF SEGMENT DRIVERS


## CONNECTION EXAMPLES FOR PLURAL COMMON DRIVERS

(a) Single Mode (L/R = "L")

(b) Single Mode (L/R = "H")

(c) Dual Mode (L/R = "L")

(d) Dual Mode (L/R = "H")


## PRECAUTIONS

## Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power.
- It is advisable to connect the serial resistor (50 to $100 \Omega$ ) or fuse to the LCD drive power Vo of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on $\overline{\text { DISPOFF }}$ function. After that, cancel the DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level $\mathrm{V}_{5}$ on DISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power.
When connecting the power supply, follow the recommended sequence shown here.


## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | APPLICABLE PINS | RATING | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | VDD | VDD | -0.3 to +7.0 | V | 1,2 |
| Supply voltage (2) | Vo | Vol, Vor | -0.3 to +45.0 | V |  |
|  | $\mathrm{V}_{12}$ | $\mathrm{V}_{12 \mathrm{~L}, \mathrm{~V}} \mathrm{~V} 12 \mathrm{R}$ | -0.3 to V0 + 0.3 | V |  |
|  | V43 | V43L, V43R | -0.3 to $\mathrm{V}_{0}+0.3$ | V |  |
|  | V5 | V5L, V5R | -0.3 to $\mathrm{V} 0+0.3$ | V |  |
| Input voltage | VI | DI7-DIo, XCK, LP, L/R, FR, MD, S/C, ElO1, EIO2, <br> DISPOFF, TEST 1, TEST 2 | -0.3 to VDD +0.3 | V |  |
| Storage temperature | TstG |  | -45 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES :

1. $\mathrm{TA}=+25^{\circ} \mathrm{C}$
2. The maximum applicable voltage on any pin with respect to Vss ( 0 V ).

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | VDD | VDD | +2.5 |  | +5.5 | V | 1,2 |
| Supply voltage (2) | Vo | VoL, VoR | +15.0 |  | +42.0 | V |  |
| Operating temperature | TOPR |  | -20 |  | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES :

1. The applicable voltage on any pin with respect to Vss ( 0 V ).
2. Ensure that voltages are set such that $\mathrm{Vss}^{\leq} \mathrm{V}_{5}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}$.

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

(Segment Mode) $\quad\left(\mathrm{VsS}=\mathrm{V} 5=0 \mathrm{~V}, \mathrm{VDD}=+2.5\right.$ to +5.5 V , $\mathrm{V} 0=+15.0$ to +42.0 V , ToPR $=-20$ to $+85{ }^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input "Low" voltage | VIL |  | DI7-DIo, XCK, LP, L/R, |  |  | 0.2Vdd | V |  |
| Input "High" voltage | VIH |  | EIO2, DISPOFF | 0.8Vdd |  |  | V |  |
| Output "Low" voltage | Vol | $\mathrm{IOL}=+0.4 \mathrm{~mA}$ |  |  |  | +0.4 | V |  |
| Output "High" voltage | VOH | $\mathrm{IOH}=-0.4 \mathrm{~mA}$ | , ElO 2 | VDD-0.4 |  |  | V |  |
| Input leakage current | ILIL | $\mathrm{V} \mathrm{I}=\mathrm{Vss}$ | DI7-DIo, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, DISPOFF |  |  | -10.0 | $\mu \mathrm{A}$ |  |
|  | ІІІн | $V_{I}=V_{D D}$ |  |  |  | +10.0 | $\mu \mathrm{A}$ |  |
| Output resistance | Ron | $\mathrm{V} 0=40 \mathrm{~V}$ | Y1-Y240 |  | 1.0 | 1.5 | k $\Omega$ |  |
|  |  | $\triangle V_{0 N} V_{0}=30 \mathrm{~V}$ |  |  | 1.5 | 2.0 |  |  |
|  |  | $=0.5 \mathrm{~V} \mathrm{~V}_{0}=20 \mathrm{~V}$ |  |  | 2.0 | 2.5 |  |  |
| Standby current | Istb |  | Vss |  |  | 75.0 | $\mu \mathrm{A}$ | 1 |
| Supply current (1) <br> (Non-selection) | IdD1 |  | VDD |  |  | 2.0 | mA | 2 |
| Supply current (2) (Selection) | IDD2 |  | VDD |  |  | 12.0 | mA | 3 |
| Supply current (3) | 10 |  | VoL, Vor |  |  | 1.5 | mA | 4 |

NOTES :

1. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+42.0 \mathrm{~V}, \mathrm{VI}=\mathrm{Vss}$.
2. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+42.0 \mathrm{~V}, \mathrm{fxCK}=20 \mathrm{MHz}$, no-load, $\mathrm{El}=\mathrm{VDD}$.

The input data is turned over by data taking clock (4-bit parallel input mode).
3. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+42.0 \mathrm{~V}, \mathrm{fxCK}=20 \mathrm{MHz}$, no-load, El = Vss.
The input data is turned over by data taking clock (4-bit parallel input mode).
4. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V} 0=+42.0 \mathrm{~V}, \mathrm{fxCK}=20 \mathrm{MHz}$, $f L P=41.6 \mathrm{kHz}, \mathrm{fFR}=80 \mathrm{~Hz}$, no-load.

The input data is turned over by data taking clock (4-bit parallel input mode).
(Common Mode) $\quad\left(\mathrm{VsS}=\mathrm{V} 5=0 \mathrm{~V}, \mathrm{VDD}=+2.5\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V} 0=+15.0$ to +42.0 V , TOPR $=-20$ to $+85{ }^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS |  | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input "Low" voltage | VIL |  |  | DI7-DIo, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, DISPOFF |  |  | 0.2Vdd | V |  |
| Input "High" voltage | VIH |  |  |  | 0.8VdD |  |  | V |  |
| Output "Low" voltage | VoL | $\mathrm{IOL}=$ | $+0.4 \mathrm{~mA}$ |  |  |  | +0.4 | V |  |
| Output "High" voltage | VOH | $\mathrm{IOH}=$ | -0.4 mA |  | VdD-0.4 |  |  | V |  |
| Input leakage current | ILIL | V I $=\mathrm{Vss}$ |  | DI7-DIo, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, DISPOFF |  |  | -10.0 | $\mu \mathrm{A}$ |  |
|  | ILIH | $V_{I}=V_{D D}$ |  | DI6-Dlo, LP, L/R, FR, MD, S/C, DISPOFF |  |  | +10.0 | $\mu \mathrm{A}$ |  |
| Input pull-down current | IPD | $\mathrm{V}_{\mathrm{I}}=\mathrm{VDD}$ |  | DI7, XCK, EIO1, EIO2 |  |  | 100.0 | $\mu \mathrm{A}$ |  |
| Output resistance | Ron | $\left\lvert\, \begin{aligned} & \|\Delta \mathrm{VoN}\| \\ & =0.5 \mathrm{~V} \end{aligned}\right.$ | $\mathrm{V} 0=40 \mathrm{~V}$ | Y1-Y240 |  | 1.0 | 1.5 | k $\Omega$ |  |
|  |  |  | $\mathrm{V}_{0}=30 \mathrm{~V}$ |  |  | 1.5 | 2.0 |  |  |
|  |  |  |  |  |  | 2.0 | 2.5 |  |  |
| Standby current | ІІтв |  |  | Vss |  |  | 75.0 | $\mu \mathrm{A}$ | 1 |
| Supply current (1) | IDD |  |  | VdD |  |  | 120.0 | $\mu \mathrm{A}$ | 2 |
| Supply current (2) | 10 |  |  | VoL, Vor |  |  | 240.0 | $\mu \mathrm{A}$ | 2 |

## NOTES :

1. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+42.0 \mathrm{~V}, \mathrm{VI}_{\mathrm{I}}=\mathrm{Vss}$
2. $\mathrm{VDD}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+42.0 \mathrm{~V}$, fLP $=41.6 \mathrm{kHz}$, fFR $=80 \mathrm{~Hz}, 1 / 480$ duty operation, no-load.

## AC Characteristics

(Segment Mode 1) (Vss $=\mathrm{V}_{5}=0 \mathrm{~V}, \mathrm{VdD}=+5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V} 0=+15.0$ to +42.0 V , Topr $=-20$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twCK | $\mathrm{tR}, \mathrm{tF} \leq 10 \mathrm{~ns}$ | 50 |  |  | ns | 1 |
| Shift clock "H" pulse width | twCKH |  | 15 |  |  | ns |  |
| Shift clock "L" pulse width | twCKL |  | 15 |  |  | ns |  |
| Data setup time | tDs |  | 10 |  |  | ns |  |
| Data hold time | tDH |  | 12 |  |  | ns |  |
| Latch pulse "H" pulse width | tWLPH |  | 15 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tLD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tSL |  | 30 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tLS |  | 25 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tLH |  | 25 |  |  | ns |  |
| Enable setup time | ts |  | 10 |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 50 | ns | 2 |
| $\overline{\text { DISPOFF }}$ removal time | tSD |  | 100 |  |  | ns |  |
| $\overline{\text { DISPOFF }}$ "L" pulse width | tWDL |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | tD | $C \mathrm{~L}=15 \mathrm{pF}$ |  |  | 30 | ns |  |
| Output delay time (2) | tPD1, tPD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | tPD3 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

## NOTES :

1. Takes the cascade connection into consideration.
2. (twCK - twCKH - twCKL)/2 is maximum in the case of high speed operation.
(Segment Mode 2) (Vss $=\mathrm{V}_{5}=0 \mathrm{~V}, \mathrm{VdD}=+3.0$ to +4.5 V , $\mathrm{V} 0=+15.0$ to +42.0 V , TopR $=-20$ to $+85{ }^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twCK | tR, tF $\leq 10 \mathrm{~ns}$ | 66 |  |  | ns | 1 |
| Shift clock "H" pulse width | twCKH |  | 23 |  |  | ns |  |
| Shift clock "L" pulse width | twCKL |  | 23 |  |  | ns |  |
| Data setup time | tDS |  | 15 |  |  | ns |  |
| Data hold time | tDH |  | 23 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tLD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tSL |  | 50 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tLS |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tLH |  | 30 |  |  | ns |  |
| Enable setup time | ts |  | 15 |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 50 | ns | 2 |
| $\overline{\text { DISPOFF removal time }}$ | tSD |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | twDL |  | 1.2 |  |  | $\mu \mathrm{~s}$ |  |
| Output delay time (1) | tD | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 41 | ns |  |
| Output delay time (2) | tPD1, tPD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~s}$ |  |
| Output delay time (3) | tPD3 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~s}$ |  |

## NOTES :

1. Takes the cascade connection into consideration.
2. (twck - twckh - twckl)/2 is maximum in the case of high speed operation.
(Segment Mode 3) (Vss = V5 = 0 V , VdD $=+2.5$ to +3.0 V , $\mathrm{V} 0=+15.0$ to +42.0 V , TopR $=-20$ to $+85{ }^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twCK | tR, tF $\leq 10 \mathrm{~ns}$ | 82 |  |  | ns | 1 |
| Shift clock "H" pulse width | twCKH |  | 28 |  |  | ns |  |
| Shift clock "L" pulse width | twCKL |  | 28 |  |  | ns |  |
| Data setup time | tDS |  | 20 |  |  | ns |  |
| Data hold time | tDH |  | 23 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tLD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tSL |  | 65 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tLS |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tLH |  | 30 |  |  | ns |  |
| Enable setup time | ts |  | 15 |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 50 | ns | 2 |
| $\overline{\text { DISPOFF removal time }}$ | tSD |  | 100 |  |  | ns |  |
| $\overline{\text { DISPOFF "L" pulse width }}$ | twDL |  | 1.2 |  |  | $\mu \mathrm{~s}$ |  |
| Output delay time (1) | tD | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 57 | ns |  |
| Output delay time (2) | tPD1, tPD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~s}$ |  |
| Output delay time (3) | tPD3 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{~s}$ |  |

## NOTES :

1. Takes the cascade connection into consideration.
2. (twCK - twCKH - twCKL)/2 is maximum in the case of high speed operation.

## Timing Chart of Segment Mode



Fig. 6 Timing Characteristics (1)


Fig. 7 Timing Characteristics (2)


Fig. 8 Timing Characteristics (3)
(Common Mode) (Vss $=\mathrm{V}_{5}=0 \mathrm{~V}, \mathrm{VdD}=+2.5$ to $+5.5 \mathrm{~V}, \mathrm{~V} 0=+15.0$ to +42.0 V , Topr $=-20$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twLP | tr, $\mathrm{tF} \leq 20 \mathrm{~ns}$ | 250 |  |  | ns |
| Shift clock "H" pulse width | tWLPH | $\mathrm{VDD}=+5.0 \pm 0.5 \mathrm{~V}$ | 15 |  |  | ns |
|  |  | $\mathrm{VDD}=+2.5$ to +4.5 V | 30 |  |  | ns |
| Data setup time | tsu |  | 30 |  |  | ns |
| Data hold time | th |  | 50 |  |  | ns |
| Input signal rise time | tR |  |  |  | 50 | ns |
| Input signal fall time | tF |  |  |  | 50 | ns |
| $\overline{\text { DISPOFF }}$ removal time | tsD |  | 100 |  |  | ns |
| DISPOFF "L" pulse width | twDL |  | 1.2 |  |  | $\mu \mathrm{s}$ |
| Output delay time (1) | tDL | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 200 | ns |
| Output delay time (2) | tPD1, tPD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |
| Output delay time (3) | tPD3 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |

## Timing Chart of Common Mode



## SYSTEM CONFIGURATION EXAMPLE



PACKAGES


UPILEX is a trademark of UBE INDUSTRIES, LTD..


